Project Detail

IC Design - Verilog assignment  

IC Design - Verilog assignment is project number 353769
posted at Freelancer.com. Click here to post your own project.

 

| More Free Trial For New Buyers
 

Status:

Selected Providers: qasimmaqbool

Budget: $30-250

Created: 12/06/2008 at 0:54 EST

Bid Count: 7

Average Bid:
$ 165

12/11/2008 at 0:54 EST

Project Creator: astroboy1983
Employer Rating: 10/1010/1010/1010/1010/1010/1010/1010/1010/1010/10 (1 reviews)

Bid On This Project
 

Description

please check attachment for detail


Additional information submitted:

12/06/2008 at 0:56 EST:
Simple Car Park Controller


Additional files submitted:
cpc.pdf

Job Type

Messages Posted:0 View project clarification board Post message on project clarification board

Bid On This Project
 

If you are the project creator or one of the bidders Log In for more options

 

200

7 days

12-06-2008 03:54 EST

please check your PMB

help

 

100

7 days

12-07-2008 05:40 EST

Please see PMB.

help

 

100

15 days

12-06-2008 04:08 EST

(No Feedback Yet)

Please see PMB

help

 

200

10 days

12-06-2008 07:33 EST

(No Feedback Yet)

Please see the PMB.

help

 

200

10 days

12-06-2008 09:14 EST

(No Feedback Yet)

Kindly see PMB

help

 

165

11 days

12-06-2008 09:51 EST

(No Feedback Yet)

Is it OK if the Functional Verification is done using ModelSim. Also could you please clarify what is the HKU IC design flow?

help

 

190

7 days

12-07-2008 00:43 EST

(No Feedback Yet)

Please see PMB

help


    Bid on this Project